

Using Alias-Free Tagged ECC

Michael B. Sullivan, Mohamed Tarek Ibn Ziad, Aamer Jaleel, Stephen W. Keckler NVIDIA | ISCA 2023 Full Talk

Implicit Memory Tagging: No-Overhead Memory Safety



1. Between their intended bounds

2. During their lifetime

Many programming languages (C/C++, CUDA/OpenACC) do not ensure memory safety.

What is Memory Safety?

• A program property that guarantees memory objects can only be accessed:





What is a Memory Safety Violation?

• A program property that guarantees memory objects can only be accessed:

Buffer Over-/Under-flow

Use After Free

• Many programming languages (C/C++, CUDA/OpenACC) do not ensure memory safety.

Memory safety violations are both a correctness and security issue e.g., non-deterministic program output, buffer-overflow attacks





- Memory safety violations are remote attacks
- They are perhaps the most common security exploits
- E.g., from Microsoft's Common Vulnerabilities and Exposures (CVE) database



The Importance of Memory Safety



Non-Adjacent Mem. ~70% Memory Safety



Memory Tagging for Memory Safety A mostly-hardware scheme to detect memory safety violations



1 Key Tag is Inserted into **Upper Pointer Bits**



Memory Object

Program Virtual Memory

Program Physical Memory



0

С

k

Т

a

g

S

Memory Object

2 Lock Tag associated with physical memory entries.

(Storage overheads.)

Memory Tagging for Memory Safety A mostly-hardware scheme to detect memory safety violations



1 Key Tag is Inserted into **Upper Pointer Bits**





Program Virtual Memory

Program **Physical** Memory



2 Lock Tag associated with physical memory entries.







Program Memory

The Pros and Cons of Memory Tagging

Lock

Tags

+ Simple + Handles adjacent overflow + Handles non-adjacent overflow + Popular and Used in Industry (e.g., SPARC ADI, ARM MTE)

- Storage and movement of lock tag meta-data

- Probabilistic security for non-adjacent overflows





Storage of lock tag meta-data is especially costly on capacity-limited GPUs!



e.g., An NVIDIA H100 GPU (80GB HBM3 DRAM)

Memory Tagging on GPUs





Two Implementation Alternatives 1) Tag Carve-Out, 2) ECC Stealing

(1) **Tag Carve-Out**

- Meta-data in dedicated embedded carve-out Tags are cached once on-chip
- aka "Disjoint" tag storage [1]



[1] Samuel Jero, Nathan Burow, Bryan Ward, Richard Skowyra, Roger Khazan, Howard Shrobe, and Hamed Okhravi. 2022. TAG: Tagged Architecture Guide. ACM Comput. Surv. 55, 6, Article 124 (June 2023), 34 pages.

- (2) ECC Stealing
- Meta-data in dedicated sideband redundancy
- We assume this is taken from ECC redundancy
- aka "Widened" tag storage [1]







Implementation Alternatives Pros and Cons Benefits/Drawbacks to 1) Tag Carve-Out, 2) ECC Stealing

(1) **Tag Carve-Out**

- Meta-data in dedicated embedded carve-out
- Tags are cached once on-chip

- + Works on any underlying memory
- Storage overheads ----
- Tag movement overheads -

- (2) ECC Stealing
- redundancy
- redundancy

Meta-data in dedicated sideband

• We assume this is taken from ECC

+ No storage overheads (above ECC alone) + No perf. overheads (above ECC alone)

Greatly degraded reliability!



Slowdown of Embedded Tagging Using cycle-accurate simulation



Tag Carve-Out (High-T Tag Carve-Out (Low-Tag-Storage) TS=8b TG=32B

3.25% storage overheads Up to ~30% slowdown

6.5% storage overheads Up to ~40% slowdown

Stealing ECC Drastically Reduces Reliability ~2x SDC risk for every bit stolen... ③







• Prior memory tagging approaches are limited to TS=4b, for performance and storage reasons. This limits the detection rate to $\leq \frac{15}{16}$

 Next, we show that Implicit Memory Tagging allows for large tags to be used without performance, storage, or resilience concerns, improving probabilistic security by 2 or 3 orders of magnitude.

Tag Size vs Security Larger Tags \rightarrow Better Security

• Non-adjacent memory security increases with the number of unique valid tags, with detection rate:

$$100\% - \frac{100\%}{Num.Tags}$$





2 Implicit Memory Tagging (IMT): No-Overhead Memory Safety Using Alias-Free Tagged ECC

📀 NVIDIA

Alias-Free Tagged ECC A general mechanism for tag equivalence checking in ECC



• ECC codes for memories are **shortened**, because of power-of-two sized data blocks.

• E.g., 10b SEC-DED could protect 501 data bits, but GPU memory accesses are 256b...

245b

Shortening





Alias-Free Tagged ECC A general mechanism for tag equivalence checking in ECC

- Requires a minor-yet-careful redesign of the ECC code...



ECC codes for memories are shortened, because of power-of-two sized data blocks.

• E.g., 10b SEC-DED could protect 501 data bits, but GPU memory accesses are 256b...

Alias-Free Tagged ECC uses the unused error correction capabilities for tag checking.

Tag

245b

Shortening





Alias-Free Tagged ECC Main Take-Aways 100% tag mismatch detection, no false positives, maintains ECC detection and correction

- 4.

1. Unambiguous tag mismatch: 100% of tag mismatches are detected (in the absence of a data error).

2. Proper TMM attribution: Tag mismatches are reported as-such.

3. Preserving Single-Bit Error Correction: Single-bit correcting ECC still operates as expected.

Maximum Tag Size: For most codeword sizes, up to a TS=R-1 is supported (R check-bits).



Alias-Free Tagged ECC Main Take-Aways 100% tag mismatch detection, no false positives, maintains ECC detection and correction

- 4.

See the paper for:

1. The derivation of the maximum possible tag size. 2. A principled method to construct maximum-tag-size alias-free tagged ECC codes.

1. Unambiguous tag mismatch: 100% of tag mismatches are detected (in the absence of a data error).

2. Proper TMM attribution: Tag mismatches are reported as-such.

3. Preserving Single-Bit Error Correction: Single-bit correcting ECC still operates as expected.

Maximum Tag Size: For most codeword sizes, up to a TS=R-1 is supported (R check-bits).



Implicit Memory Tagging: Main Idea Is Simple Use Alias-Free Tagged ECC for memory tagging to ensure memory safety

- Overcomes the main limitations of Memory Tagging

Implicit Memory Tagging: Alias-Free Tagged ECC Applied to Memory Safety!

HW: identical to "ECC stealing", but with modified ECC encoders/decoders

• ~0 storage overheads, ~0 perf. overheads, ~0 resilience regression, high security



Implicit Memory Tag Checking Example





Implicit Memory Tag Checking Example

The Advantages of Implicit Memory Tagging Superior performance, security, resilience, with no storage overheads

	ECC Stealing (SPARC ADI)	Ta
Tag Granularity (TG) Tag Size (TS)	32B* 4b	
Tag Store Overhead Avg. Perf Overhead [‡] Max Perf Overhead [‡]	0% None None	
ECC Redundancy Error Correction Added SDC Risk [§]	12b Yes 15.76×	←
Num. Tags (glibc [¶]) Adj. Security (glibc [¶]) Non-Adj. Sec. (glibc [¶])	14 92.857% 92.857%	
Num. Tags (Scudo [¶]) Adj. Security (Scudo [¶]) Non-Adj. Sec. (Scudo [¶])	7 100% 85.714%	

Baselines

Table 1: A comparison of alternative memory tagging implementations.

The Advantages of Implicit Memory tagging Superior performance, security, resilience, with no storage overheads

Table 1: A comparison of alternative memory tagging implementations.

	ECC Stealing (SPARC ADI)	Tag Carve-Out (ARM MTE)	Implicit Memory Tagging (IMT-10)	Improvements	Implicit Memory Tagging (IMT-16)		
Tag Granularity (TG) Tag Size (TS)	32B* 4b	16B 4b	32B 9b	regardless of	32B 15b		
Tag Store Overhead	0%	3.125%	0%	amount of ECC	0%		
Avg. Perf Overhead [‡]	None	1-4%	None	redundancy	None		
Max Perf Overhead [‡]	None	32%	None		None		
ECC Redundancy	12b	16b	10b		16b		
Error Correction	Yes	Yes	Yes	Yes			
Added SDC Risk [§]	15.76×	None	None	None			
Num. Tags (glibc ¶)	14	14	510		32766		
Adj. Security (glibc $^{\mathbb{I}}$)	92.857%	92.857%	99.804%	99.997%			
Non-Adj. Sec. (glibc ¶)	92.857%	92.857%	99.804%	99.997%			
Num. Tags (Scudo [¶])	7	7	255		16383		
Adj. Security (Scudo [¶])	100%	100%	100%	100%			
Non-Adj. Sec. (Scudo [¶])	85.714%	85.714%	99.608%		99.994%		
Baselines			IMT-10: 10b ECC, minim	num SEC-DED IMT-16:	16b ECC, same as GPU DRAM		

23

The Advantages of Implicit Memory tagging Superior performance, security, resilience, with no storage overheads

Error Correction	Table 1: A comparison of alternative memory tagging im					
	ECC Stealing	Tag Carve-Out	ECC Stealing	Tag Carve-Out	Implicit Memory	
	(SPARC ADI)	(ARM MTE)	Iso-Security-10	Iso-Security-10	Tagging (IMT-10)	
Tag Granularity (TG)	32B*	16B	32B	32B	32B	
Tag Size (TS)	4D	4b	9b	8b [†]	9b	
Tag Store Overhead	0%	3.125%	0%	3.125%	0%	
Avg. Perf Overhead [‡]	None	1–4%	None	1-4%	None	
Max Perf Overhead [‡]	None	32%	None	32%	None	
ECC Redundancy	12b	16b	1b	10b	10b	
Error Correction	Yes	Yes	No	Yes	Yes	
Added SDC Risk [§]	15.76×	None	1.917×	None	None	
Num. Tags (glibc [¶])	14	14	510	254	510	
Adj. Security (glibc [¶])	92.857%	92.857%	99.804%	99.607%	99.804%	
Non-Adj. Sec. (glibc [¶])	92.857%	92.857%	99.804%	99.607%	99.804%	
Num. Tags (Scudo [¶])	7	7	255	127	255	
Adj. Security (Scudo [¶])	100%	100%	100%	100%	100%	
Non-Adj. Sec. (Scudo [¶])	85.714%	85.714%	99.608%	99.212%	99.608%	

Baselines

Iso-Security (10b ECC, minimum SEC-DED)

Larger TG and No Storage/Perf Improvement

Conclusion Implicit Memory Tagging: No-Overhead Memory Safety Using Alias-Free Tagged ECC

C/C++ on CPU and CUDA/OpenACC on GPU is memory unsafe.

We dove into memory tagging.

- **Popular!** SPARC ADI (sideband tags) and ARM MTE (embedded tags) Limited security OR high overheads (storage/performance/reliability)
- Alias-Free Tagged ECC: a general mechanism to check tag equivalence in ECC. Up to a 15 bit tag is possible, using all available upper pointer bits
- **Implicit Memory Tagging**: Alias-Free Tagged ECC applied to memory safety. Avoids downsides of prior memory tagging approaches. **O Performance / O Resilience / O Storage Overheads, Superior Security**

(Optional) Avoiding Mis-Attribution Domain-specific sanity check. Provides 100% precise attribution.

The address-to-tag mapping is only queried on a fatal IMT event!

Tag Carve-Out HW Implementation (e.g., ARM MTE) Embedding tags into a dedicated carve-out...

Tags are cached densely-packed in LLC... But sparse workloads will incur ~2X traffic to memory

ECC Stealing HW Implementation (e.g., SPARC ADI) "Steal" ECC bits at every level of the memory hierarchy...

Also, widen all address busses to the full 64b width to carry both the { Key Tag, Pointer Address }

Further Slowdown Analysis Slowdown is high for 1) bandwidth-bound, 2) high read bloat programs Θ

A. Low DRAM Bandwidth \rightarrow Low Slowdown

All Workloads, Sorted by % Slowdown

Denial of Service

E.g., intentionally crash a server program.

Information Leakage

E.g., use a buffer overread to read private data.

Data Corruption

Arbitrary Code Execution

E.g., overwrite a function pointer or return address to hijack the control flow, OR overwrite existing functions with your own code!

Possible attacks

E.g., use a buffer overflow to overwrite critical data.

Alias-Free Tagged ECC Visualization A High-Level Set Intersection View

Some Risk of Mis-Attribution (DUE \rightarrow TMM), at least in general case.

(More on this later...)

Not a big deal!

